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（1）基于 Aihara 混沌神经网络的对称分组加密、解密算法 FPGA 实现方案。
特别是对基于 FPGA 所设计的 Aihara 混沌神经网络输出的二进制序列进行分析，证
明了该序列具有良好的混沌特性。 
（2）基于 Hopfied 神经网络混沌吸引子的非对称加密、解密算法 FPGA 实现方
案。特别是利用 FPGA 的并行性实现了混沌吸引子生成、分类的快速计算处理功能。 
以这二种加密算法的 FPGA 实现方案为基础，文中给出了适用于可信计算应用
的安全芯片结构组成框图，介绍了各可信计算模块的电路设计过程与工作原理，并






































As the rapid development of information technology, the risk of its safety for 
real-time communication arises. Because of the unavoidable deficiencies of the original 
software encryption scheme, people pay more and more attention to the hardware 
encryption technique. And more and more people attach great importance to the 
research of security chip with higher safety which can process information fast. Neural 
networks can implement fast parallel computation; meanwhile it has the characteristic 
of complex chaotic dynamical process, so it is one of the best choices to assist security 
chip design. 
In this paper, we first introduce the parallel computation principle and chaotic 
characteristics of neural networks. The neural networks not only has a real-time parallel 
processing ability, but also a system with high level computational complexity．Second, 
we will introduce the basic principle of the symmetrical block encryption scheme based 
on the chaotic series and the unsymmetrical block encryption based on the chaotic 
attractor to analyze the security nature of these two schemes. 
According the architecture of Trusted Computing Platform, the parallel 
computation principle and chaotic characteristic based on neural network, and the 
characteristic of FPGA, we design two kinds of encryption scheme security chip based 
on the study mentioned above. 
(1) The secure chip of symmetrical block encryption/decryption algorithm based 
on Aihara chaotic neural networks which designed with FPGA. This paper analyzes 
especially the binary sequence output by Aihara chaotic neural network which designed 
with FPGA. And the analyze result indicates that this sequence is chaotic. 
(2) The secure chip of asymmetrical block encryption/decryption algorithm based 
on chaotic attractor of the Hopfied’s neural networks which designed with FPGA. This 
paper attains especially fast processing of generating and classification of chaotic 
attractor.  
In this paper, the block diagrams of secure chip whih applicable to the Trusted 















Trusted Computing modularity are also described. At last, these chips of encryption 
algorithm with FPGA are simulated and tested. The result indicates that the FPGA 
implementation schemes of these two kinds of chips are feasible, with high security and 
satisfactory encryption speed. 
In the end of the paper, a mixed encryption system which is designed for 
transporting the electronic commerce data safely is introduced. The block structure and 
operation principle of the system are presented, the security and encrypt speed are also 
analyzed. 
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有宽带化高速化, 低成本小体积, 平台化智能化, 高性能抗破解的特点。如由可
















































cryption Standard)[14],该标准后来又被ISO(International Standardization  
Organization；国际标准化组织)所采纳，成为国际上第一个公开的数据加密标
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